

# UNITED STATES PATENT AND TRADEMARK OFFICE



DATE MAILED: 01/04/2005

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING D	ATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/800,213 03/06/2001		001	John Howard Coleman	4985		
75	7590 01/04/2005				EXAMINER	
Peter A. Busin 344 Valleyscen		TRAN, MINH LOAN				
Scotch Plains,		ART UNIT	PAPER NUMBER			
			2826			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		09/800,213	COLEMAN, JOHN HOWARD			
		Examiner	Art Unit			
		Minh-Loan T. Tran	2826			
Period fo	The MAILING DATE of this communication a or Reply	ppears on the cover sheet wit	h the correspondence address			
THE I - Exter after - If the - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION asions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory perion reto reply within the set or extended period for reply will, by staturely received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).	I. I. 136(a). In no event, however, may a re ply within the statutory minimum of thirty d will apply and will expire SIX (6) MONT tte, cause the application to become ABA	ply be timely filed  (30) days will be considered timely.  THS from the mailing date of this communication.  ANDONED (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on 16	June 2003.				
2a)□	This action is <b>FINAL</b> . 2b)⊠ Th	nis action is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is					
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Dispositi	on of Claims					
5)□ 6)⊠ 7)□	Claim(s) <u>1-12</u> is/are pending in the application 4a) Of the above claim(s) is/are withdrule Claim(s) is/are allowed.  Claim(s) <u>1-12</u> is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and	rawn from consideration.				
Applicati	ion Papers					
10)⊠	The specification is objected to by the Examination The drawing(s) filed on <u>03 January 2002</u> is/an Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the I	re: a) accepted or b) ob the drawing(s) be held in abeyand the ction is required if the drawing(s	ce. See 37 CFR 1.85(a). s) is objected to. See 37 CFR 1.121(d).			
Priority u	ınder 35 U.S.C. § 119					
12) ြ a) [	Acknowledgment is made of a claim for foreign All b) Some * c) None of:  1. Certified copies of the priority documents.  2. Certified copies of the priority documents.  3. Copies of the certified copies of the principle application from the International Buresee the attached detailed Office action for a list	nts have been received.  nts have been received in Apiority documents have been reau (PCT Rule 17.2(a)).	oplication No received in this National Stage			
2) 🔲 Notic 3) 🔯 Inforr	t(s)  e of References Cited (PTO-892)  e of Draftsperson's Patent Drawing Review (PTO-948)  mation Disclosure Statement(s) (PTO-1449 or PTO/SB/06  r No(s)/Mail Date 4/11/01.	Paper No(s)	ummary (PTO-413) /Mail Date formal Patent Application (PTO-152)			

Application/Control Number: 09/800,213 Page 2

Art Unit: 2826

## **DETAILED ACTION**

## Election/Restrictions

1. Applicant's election without traverse of Group II, claims 1-12 in the reply filed on 06/16/2003 is acknowledged.

## Information Disclosure Statement

2. The information disclosure statement filed 04/11/2001 has been considered.

## Oath/Declaration

3. The oath or declaration filed on 03/06/2001 is acceptable.

# **Drawings**

4. The drawings are objected to because figures 3, 4, 8-10 have such faint lines and the reference numerals that the specification cannot be read on the drawings. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the

Application/Control Number: 09/800,213 Page 3

Art Unit: 2826

drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

# Specification

5. The disclosure is objected to because of the following informalities:

On page 6, paragraph [0026], line 9, "surface layer 12" should be changed to -surface layer 11—for clarity.

Appropriate correction is required.

# Claim Rejections - 35 USC § 112

6. Claims 1-12 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 1, lines 8 and 9, "said device region" is unclear as to whether it is being referred to the p-type device region.

In claim 10, lines 1 and 2, "forming a CMOS structure in said device region" is unclear as to whether it is being referred to the p-type region. Note that CMOS structure (PMOS and NMOS) is formed in layer 1 which has p-type region (NMOS) and n-type region (PMOS).

# Claim Rejections - 35 USC § 103

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

Application/Control Number: 09/800,213

Art Unit: 2826

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Li et al. (Properties of Silicon-on-Defect-Layer material, Material Research Society, Vol. 396, pages 745-750, 1995) in view of Grisolia et al. (A transmission electron microscopy quantitative study of the growth kinetics of H platelets in Si, Applied Physics Letters, Vol 76, No. 7, Feb. 2000.)

With regard to claims 1 and 7, pages 746 and 747 of Li et al. discloses a method for making a semiconductor device having a p-type region, comprising the steps of : (i) forming an initial region to an initial depth from at least a portion of an initial surface of a semiconductor substrate which has n-type conductivity and an original bulk spreading resistivity (40  $\Omega$ -cm);

(ii) heating the initial region, therein to develop an initial spreading resistivity profile having a peak, with peak value greater than the bulk spreading resistivity (see figure 1 of Li et al.)

Li et al. does not disclose the step of removing from the initial surface portion thereby forming the device region having a new surface from which the resistivity peak is at a reduced depth. However, page 852, right column, lines 12 and 13 of Grisolia et al. disclose that removing a surface of a wafer is a standard procedure for thinning the semiconductor wafer after the proton is implanted and annealed. Therefore, it would have been obvious to one of ordinary skill in the art to remove the initial surface portion of Li et al. so that the device region having a new surface from which the resistivity peak

Application/Control Number: 09/800,213

Art Unit: 2826

is at a reduced depth such as taught by Grisolia et al., because such process step is a standard procedure for thinning the semiconductor wafer.

With regard to claims 2 and 3, Li et al. discloses step (i) comprises implanting particles, wherein the particles are hydrogen ions (page 746.)

With regard to claim 4, Grisolia et al. discloses the p-type silicon wafer were proton implanted with a dose of a few  $10^{16}$  H $^{+}$  cm $^{-2}$  (note right column on page 852 of Grisolia et al.)

With regard to claims 5 and 6, page 746 of Li et al. discloses the substrate has n-type conductivity and wherein in step (ii), heating results in a change of conductivity to p-type in the initial region and the heating for changing the n-type conductivity type to p-type conductivity type is distinct from heating to develop the initial spreading resistivity profile.

With regard to claims 8-10, the Abstract and page 749 of Li et al. disclose that the SODL (Silicon-on-Defect-Layer) material is suitable for forming CMOS device.

With regard to claim 11, the Abstract of Li et al. discloses a trench between NMOS and PMOS having a depth of at least to the depth of the peak of the spreading resistivity of the device region, because Li et al. states that the p-n junction in SODL material functions as an isolation of a well in a CMOS device.

With regard to claim 12, Li et al. and Grisolia et al. do not disclose a step of growing a crystalline region on the device region. However, it would have been obvious to one of ordinary skill in the art to grow the crystalline region on the device region of Li

Application/Control Number: 09/800,213

Art Unit: 2826

et al. and Grisolia et al. because such structure is conventional in the art for forming the CMOS device having high electron mobility.

#### Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Minh-Loan T. Tran whose telephone number is (571) 272-1922. The examiner can normally be reached on Monday-Friday 9:00 AM-5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J. Flynn can be reached on (571) 272-1915. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MIt 12/04 Minh-Loan T. Tran Primary Examiner Art Unit 2826 Page 6